Thin-film transistors ͑TFTs͒ capable of low-voltage and high-frequency operation will be required to reduce the power consumption of next generation electronic devices driven by microelectronic components such as inverters, ring oscillators, and backplane circuits for mobile displays. To produce high-performance TFTs, transparent oxide semiconductors are becoming an attractive alternative to hydrogenated amorphous silicon ͑a-Si: H͒-and organic-based materials because of their high electron mobilities and low processing temperatures, making them compatible with flexible substrates and opening the potential for low production costs.
1,2 However, oxide-based TFTs typically require large operating voltages to achieve high mobilities and high on-off current ratios.
In addition to using high-mobility semiconductors, operating voltages can be reduced by developing gate dielectric materials capable of large capacitance densities with low leakage currents that have good compatibility for the growth of the semiconductor channel, leading to low trap densities at the semiconductor-gate dielectric interface. Using 170-nmthick amorphous Ba 0.5 Sr 0.5 TiO 3 ͑a-BST͒ ͑ r =28͒ as the gate dielectric, we recently demonstrated low-voltage, highperformance amorphous indium gallium zinc oxide ͑a-IGZO͒ TFTs with electron mobilities of 10 cm 2 / V s, threshold voltages ͑V T ͒ of 0.5 V, and very small subthreshold slopes ͑S͒ of 0.11 V/decade. 3 However, the small band gap ͑3.3 eV͒ and relatively large electron affinity ͑4 eV͒ of a-BST forces careful control over the TFTs geometry to reduce the leakage currents and increase its operational range. The use of larger band gap dielectrics is then desirable to increase the energy band offsets with respect to a-IGZO.
Here, we report on an alternative approach to increase the capacitance density of the gate dielectric by using a 100-nm-thick Al 2 O 3 layer deposited by atomic layer deposition ͑ALD͒. With a high dielectric constant of 9 and a large band gap of 8 eV, Al 2 O 3 is a good candidate to produce gate dielectrics with low leakage and high capacitance density. Furthermore, ALD is a well-known deposition process that yields highly conformal, defect-free dielectric layers at relatively low temperatures. 4, 5 Dielectric films grown by ALD have a high resistivity and good barrier properties and have been used to produce high-performance polycrystalline ZnO-TFTs. 6, 7 However, such TFTs usually have large V T and S, forcing them to operate at relatively high voltages. In contrast, the Al 2 O 3 ͑ALD͒ / a-IGZO TFTs reported here combine a high field-effect mobility of FE =8Ϯ 1 cm 2 / V s, which is channel independent down to 5 m channel lengths, with a low V T of 0.4Ϯ 0.1 V, an on-off current ratio up to I on-off =6ϫ 10 7 , and an excellent S = 0.1Ϯ 0.01 V / decade. The Al 2 O 3 gate dielectric grown by ALD shows very low leakage current densities below 10 −7 A / cm 2 up to fields of 3.5 MV/cm with a field-independent capacitance density of C i =81Ϯ 1 nF/ cm 2 . A Savannah100 ALD system from Cambridge Nanotech Inc. was used to deposit Al 2 O 3 dielectric films. The Al 2 O 3 films were deposited at 80°C using alternating exposures of trimethyl aluminum ͓Al͑CH 3 ͒ 3 ͔ and H 2 O vapor at a deposition rate of approximately 0.1 nm per cycle. Each deposition cycle ͑1 ML͒ lasted 24 s, yielding a total deposition time of around 6 h for 1000 cycles. Details about the Al 2 O 3 films grown by ALD are described elsewhere. 4 The dielectric properties of Al 2 O 3 films sandwiched between Ti͑6 nm͒/ Au͑120 nm͒ and Ti͑6 nm͒/Au͑50 nm͒/Ti͑6 nm͒ on glass substrates were characterized using parallel plate capacitors of various areas ranging from 1.1ϫ 10 −3 to 4.2ϫ 10 −3 cm 2 . Figure 1 shows a leakage current reaching a value of 10 −7 A / cm 2 at 3.5 MV/cm and below the noise level for smaller electric fields. Similar values were also measured in capacitors with different thicknesses. Using an Agilent 4284A precision LCR meter, C i =81Ϯ 1 nF/ cm 2 was measured, corresponding to a dielectric constant of r =9. As shown in Fig. 1 , variations smaller than 2% were observed for frequencies ranging from 1 to 100 kHz and bias voltages between Ϫ30 and +35 V. Therefore, the Al 2 O 3 layers deposited by ALD combine a small leakage current with a large dielectric constant that is independent of voltage and frequency, which is indicative of a low defect concentration. 8 The TFTs were fabricated with a geometry incorporating a bottom gate and top-contact source and drain electrodes. First, a trilayer of Ti͑6 nm͒/Au͑50 nm͒/Ti͑6 nm͒ was deposited using electron-beam ͑e-beam͒ at room temperature on a a͒ Author to whom correspondence should be addressed. After deposition of the a-IGZO layer, the device was annealed at 325°C for 30 min in air. To define the channel, the a-IGZO layer was patterned by a wet-etching process using hydrochloric acid ͑HCl: H 2 O=1:100͒ diluted in de-ionized water. Then, Ti͑6 nm͒ and Au͑120 nm͒ were sequentially deposited by e-beam and patterned by a lift-off process to form the source and drain electrodes, creating a total gate to source/drain electrode overlap area of 4 ϫ 10 −5 cm 2 , assuming an overlap channel length of L ov =5 m and a channel width of W = 400 m. Several Al 2 O 3 / a-IGZO TFTs were fabricated using a channel width of W = 400 m and channel lengths ͑L͒ of 100, 20, 10, and 5 m.
The transfer and output characteristics of all Al 2 O 3 ͑ALD͒ / a-IGZO TFTs were measured using an Agilent E5272A medium-power source/monitor unit connected to a probe station. Figure 2͑a͒ shows the overlapping hysteresis transfer characteristics measured in the linear ͑V DS = 0.1 V͒ and saturation ͑V DS =5 V͒ regions in a TFT with W / L = 400/ 100 m. Figure 2͑b͒ shows the same behavior in a TFT with W / L = 400/ 5 m. Consistent with capacitor measurements, the leakage currents ͑not shown͒ at the operating voltages in all TFTs remained below the noise level of 10 pA. All Al 2 O 3 ͑ALD͒ / a-IGZO TFTs exhibited n-channel transistor behavior operating in the enhancement mode with saturation mobilities of SAT =9Ϯ 1 cm 2 / V s, threshold voltages of V T = 0.4Ϯ 0.1 V, and I on-off =6ϫ 10 7 at 5 V ͑W / L = 400/ 5 m͒. A linear fit of a ͑I DS ͒ 1/2 versus V GS plot was used to estimate SAT and V T , as described in Ref. 3 . The subthreshold slope ͑S͒ was estimated as the minima on a ͓‫͑ץ‬log I DS ͒ / ‫ץ‬V GS ͔ −1 versus V GS graph. Figure 2͑c͒ shows that S = 0.1Ϯ 0.01 V / decade in the linear region for the TFTs shown in Figs. 2͑a͒ and 2͑b͒ . The same S values were found in the saturation region. The average value and the standard deviation of S, and the other parameters presented, were calculated from measurements on 20 devices with four devices per given channel length.
The subthreshold slope can be used to estimate upper limits to the bulk and semiconductor/gate dielectric interface density of states ͑DOS͒ by using the following equation:
where k B is the Boltzmann's constant, T is temperature, q is the electronic charge, C i is the capacitance density of the gate insulator, and C sg is the equivalent capacitance contributed by subgap states in the bulk and at the semiconductor/ dielectric interface. 10 indicating that, in contrast with polycrystalline TFTs, the physics at the surface of the semiconductor/gate dielectric interface may not be playing a dominant role in determining the subthreshold properties of a-IGZO-based TFTs. While detailed studies are needed to confirm this hypothesis, the collective evidence seems to indicate that the key to achieving very small subthreshold slopes and enabling low voltage operation lies in finding the processing conditions for a-IGZO that minimize the bulk subgap DOS. Figure 2͑d͒ exemplifies the output characteristics measured in TFTs with L =5 m, showing good linearity at low V DS and small effects of channel length modulation approaching V DS =5 V.
The channel length-invariant properties observed in these TFTs suggest very small effects due to parasitic resistances. In the linear regime, these effects can be extracted from the electrical properties of devices with different channel lengths. As described in Ref. shows that R c W, at V DS = 0.1 V, is less than 30% of the width-normalized channel resistance ͑R ch W͒ on a 5 m channel length TFT for V GS varying from 1.0 to 5.0 V. The very small values of R c W, down to 25 ⍀ cm at V GS =5 V, achieved in our devices are consistent with prior experiments in patterned gate a-IGZO TFTs that indicate that the major contribution to the contact resistance comes from the bulk a-IGZO layer, namely the resistance to access the channel, rather than from the a-IGZO/source͑drain͒ electrode interface. 10, 13 Another consequence of achieving very small values of R c W is that the transconductance g m = max͑‫ץ‬I DS / ‫ץ‬V GS ͉͒ V DS is maximized. As shown in Fig. 3͑b͒, this 
